| . 3 3.0 | | | | Docket Number (Optional) 100-24000 (P05764) | | Application Number 10/730,658 | | | | |
|---|-------------|----------------------------------|------------|--|--------------|----------------------------------|--|---------------------|--------------------------------|--------------|
| INFORMATION DISCLOSUSE ETATION | | | | | Applicant(s) | | | | | |
| (Use several sheets if feet saary) James Thomas Doyle | | | | | | | | | | |
| | | ı | (| 3 2006 W | | Filing Date December 8, 20 | | Group Art Unit | 2816 | |
| | | | JAN | F | . PATENT | DOCUMENTS | | | | |
| *EXAMINER INITIAL | REF | REF DOCUMENT NUMBER TO THE STATE | | | NAME CLASS | | SUBCLASS | | | |
| JZ | | | | Abdesse | elem et al. | 327 | 1F APPROPRIAT 540 08/06/97 | | | |
| | | | | | | | | - | - | |
| | | | | | | | | | | <u>·</u> |
| • | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | U.S. PATENT | APPLICA | TION PUBLICATIONS | | | | |
| *EXAMINER INITIAL | REF | DOCUMENT NUME | BER | DATE | NAME | | CLASS | SUBCLASS | SS FILING DATE IF APPROPRIATE | |
| | | | | | | | | | IF APPRO |)PRIATE |
| | | | | | | | | | | |
| | · | | | | | | | | <u> </u> | |
| | | | | | | | <u> </u> | | | |
| • | | | | | | | <u> </u> | | | |
| - | | | | FOREI | GN PATE | NT DOCUMENTS | | | | |
| | REF | DOCUMENT NUME | BER | DATE | | COUNTRY | CLASS | SUBCLASS | Trans YES | dation NO |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| OTHER DOCUMENTS (Including Author, Tule, Date, Pertinent Pages, Etc.) | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | |] |
| | | | | | | | | | | 16 |
| | | | | | | | | | | |
| EXAMINEI | R J | effrey Z | Zwe | 1219 | | DATE CONSIDERED | 2/1/ | 06 | | |
| EXAMINES not consider | R: Initia | , | whether or | not citation is in | conformanc | e with MPEP Section 609; D | raw line throu | igh citation if not | in conform | ance and |

Form PTO-A820 (also form PTO-1449)

P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

| | | | | Docket Number (Optional) 100-24000 (P05764) | | Application Number 10/730,658 | | | |
|---------------------------------|-----------|--------------------------------------|--------------------|--|---------------------------------|-------------------------------|--------------------|-----------------------------|-----------------|
| INFORMATION DISCLOSURE CITATION | | | | | Applicant(s) James Thomas Doyle | | | | |
| | | (Use several sheets if necessar | | Filing Date Group Art Unit | | | | | |
| | | DFT. 2 8 2004 | 121 | | December 8, 200 | | | 2838 | |
| U.S. PATENT DOCUMENTS | | | | | | | | | |
| *EXAMINER INITIAL | REF | DOCUMENT NUMBER TRADE | DATE | | NAME | CLASS | SUBCLASS | FILING IF APPRO | DATE OPRIATE |
| JZ | | Appln. 10/053,858 | 1/19/02 | Maksim | ovic et al. | | | 01/19/02 | 2 |
| JZ | | Appln. 10/106,428 | 3/26/02 | Doyle et | al. | | | 03/26/02 | 2 |
| JZ | | Appln. 10/272,027 | 19/15/02 | Doyle et | al. | | | 10/15/02 | 2 |
| | | | | | | | | | |
| | | | | | | | | | _ |
| | | | U.S. PATENT | APPLICA | TION PUBLICATIONS | | | | |
| *EXAMINER INITIAL | REF | DOCUMENT NUMBER | DATE . | | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| · | | | | | | | | | • |
| | | | FOREI | GN PATEN | IT DOCUMENTS | | | | |
| | REF | DOCUMENT NUMBER | DATE | | COUNTRY | CLASS | SUBCLASS | Trans | slation NO |
| | | | | | | | | | |
| | , | | | | | | | | |
| , | | | | | | | | | |
| | | | | | · | | | | |
| | | | | | | | | | |
| | | | OTHER D | OCUMENT | S (Including Author, | Title, Date, Po | ertinent Pages, Et | (c.) | |
| | | | | | | | | | |
| - - | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| EXAMINER | Je | effrey Zweiz | 19 | Į. | DATE CONSIDERED | /1/00 | | | |
| EXAMINER not consider | R: Initia | l if citation considered, whether or | not citation is in | conformanc | e with MPEP Section 609; Dr | | | in conform | ance and |
| 70.5707777 | | | | -pacant. | | | | | |

| • | 0.26 | | | | | | |
|---|---|--|-------------------------------|--|--|--|--|
| FORM PTO-14 | (30h 8 2004 E) | Docket Number (Optional) 100-24000 (P05764) | Application No. 10/730,658 | | | | |
| , INF | FORMATION DISCLOSURES ITATION IN AN APPLICATION (Use several sheets if necessary) | Applicant(s) James Thomas Doyle | | | | | |
| | • | Filing Date December 8, 2003 | Group Art Unit 2838 | | | | |
| OTHER DOCU | MENTS (Including Author, Title, Date, Pertinent Pages | s, Etc.) | | | | | |
| JZ | Dragan Maksimovic, Bruno Kranzen, Sandeep Dhar and Ravindra Ambatipudi, U.S. Patent Application No. 10/053,226, filed January 19, 2002, entitled "An Adaptive Voltage Scaling Digital Processing Component and Method of Operating the Same". | | | | | | |
| JZ | Bruno Kranzen and Dragan Maksimovic, U.S. Patent Application No. 10/053,227, filed January 19, 2002, entitled "Adaptive Voltage Scaling Clock Generator for Use in a Digital Processing Component and Method of Operating the Same". | | | | | | |
| see IDS 12/28/04 | Dragan Maksimovie and Sandeep Dhar, U.S. Patent Application No. 10/053,828, filed January 19, 2002, entitled "System for Adjusting a Power Supply Level of a Digital Processing Component and Method of Operating the Same": | | | | | | |
| JZ | Dragan Maksimovic, Ravindra Ambatipudi, Sandeep Dhar and Bruno Krazen, U.S. Patent Application No. 10/053,228, filed January 19, 2002, entitled "An Adaptive Voltage Scaling Power Supply for Use in a Digital Processing Component and Method of Operating the Same". | | | | | | |
| see IDS | James T. Doyle and Dragan Maksimovic, U.S. Patent | | | | | | |
| 12/28/04 "Method and System for Minimizing Power Consumption in Mobile Devices Using Cooperative Ada and Threshold Scaling". | | | | | | | |
| JZ | Dragan Maksimovic and James Thomas Doyle, U.S. Patent Application No. 10/166,822, filed June 10, 2002, entitled "Serial Digital Communication Superimposed on a Digital Signal Over a Single Wire". | | | | | | |
| JZ | Dragan Maksimovic and Sandeep Dhar, U.S. Patent Application No. 10/236,482, filed September 6, 2002, entitled "Method and System for Providing Self-Calibration for Adaptively Adjusting a Power Supply Voltage in a Digital Processing System". | | | | | | |
| seeIDS | Dragan Maksimovic and Sandeep Dhar, U.S. Patent A | oplication No. 10/272.027, filed | October 15 2002 entitled | | | | |
| 12/28/04 | "All Digital Power Supply System and Method That Provides a Substantially Constant Supply Voltage Over Changes in PVT Without a Band Gap Reference Voltage". | | | | | | |
| JZ | Wai Cheong Chan and Donald Kevin Cameron, U.S. P entitled "System and Method for Signal Delay in an Ac | | | | | | |
| JZ | Mark F. Rives, U.S. Patent Application No. 10/246,971, filed September 19, 2002, entitled "Power Supply System and Method that Utilizes an Open Loop Power Supply Control". | | | | | | |
| JZ | Jim Doyle and Bill Broach, Small Gains in Power Efficiency Now, Bigger Gains Tomorrow [online]. July 9, 2002 [retrieved on 2003-02-01]. Retrieved from the Internet: <url: design_corner="" http:="" oeg20020709s0022="" www.commsdesign.com="">. pps. 1-5.</url:> | | | | | | |
| JZ | Robert W. Erickson and Dragan Maksimovic, <u>Fundamentals of Power Electronics</u> , Second Edition, Kluwer Academic Publishers, 2001, pp. 333. | | | | | | |
| . JZ | Krisztian Flautner, Steven Reinhardt and Trevor Mudge, Automatic Performance Setting for Dynamic Voltage Scaling, Wireless Networks, Volume 8, Issue 5, September 2002, pps. 507-520, and Citation, pps. 1-3, [online]. [retrieved on 2003-02-02]. Retrieved from the Internet: <url: citation.cfm?id="582455.582463&coll=portal&dl=ACM&idx=J804&p" http:="" portal.acm.org="">.</url:> | | | | | | |
| · JZ | Krisztian Flautner, Steven Reinhardt and Trevor Mudge, Automatic Performance Setting for Dynamic Voltage Scaling [online]. May 30, 2001, [retrieved on 2003-02-02]. Retrieved from the Internet: <url: http:="" mobicom01.pdf="" papers="" www.eecs.umich.edu="" ~tnm="">. pps. 1-12.</url:> | | | | | | |
| 1Z | Texas Instruments, "Synchronous-Buck PWM Controller With NMOS LDO Controller", TPS5110, SLVS025A-April 2002, Revised June 2002. | | | | | | |
| JZ | Intel XScale Core, Developer's Manual, December 2000, [online], [retrieved on 2003-02-02]. Retrieved from the | | | | | | |
| Internet: <url: <a="" href="http://developer.intel.com/design/intelxscale/27347301.pdf">http://developer.intel.com/design/intelxscale/27347301.pdf>. pps. 1-1 through B-1. EXAMINER DATE CONSIDERED DATE CO</url:> | | | | | | | |
| EXAMINER: | Initial if citation considered, whether or not citation is in | n conformance with MPEP §609 | ; Draw line through citation | | | | |
| TOTAL THE CORNOR | mance and not considered. Include copy of this form w | im next communication to the ap | pucant. | | | | |

PTO/SB/08 (10-92)

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Sheet 10f3

Docket Number (Optional) Application Number 100-24000 (P05764) 10/730,658 INFORMATION DISCLOSURE CITATION Applicant(s) **James Thomas Doyle** (Use several sheets if necessary) Filing Date Group Art Unit December 8, 2003 2838 **U.S. PATENT DOCUMENTS** EXAMINER DOCUMENT NUMBER FILING DATE DATE NAME SUBCLASS CLASS INITIAL. IF APPROPRIATE 6,498,512 B2 12/24/02 Simon et al. 326 93 02/27/01 6,317,008 B1 11/13/01 Gabara 331 117 R 01/26/99 JZ 10/351,061 Chan et al. 01/24/03 10/351,056 Chan et al. 01/24/03 10/402,091 Doyle 03/28/03 U.S. PATENT APPLICATION PUBLICATIONS *EXAMINER REF FILING DATE DOCUMENT NUMBER DATE NAME CLASS INITIAL SUBCLASS IF APPROPRIATE FOREIGN PATENT DOCUMENTS REF DOCUMENT NUMBER DATE COUNTRY Translation CLASS SUBCLASS YES NO OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Kaushik Roy, Leakage Tolerant Circuits, Sub-Threshold Logic [online]. No date, [retrieved by inventor approximately 2002-11-01]. Retrieved from the Internet:<URL:http://www.ece.purdue.edu/~visi/seven.pdf>. pps. 1-43.

Benjamin James Patella, "Implementation of a High Frequency, Low-Power Digital Pulse Width Modulation Controller Chip", Thesis Submitted To Graduate School of University of Colorado in Department of Electrical and Computer Engineering, 2000, pps. 1-272.

EXAMINER Jeffrey Zweizig DATE CONSIDERED 2/1/06

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-A820 (also form PTO-1449)

JZ

P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE

Docket Number (Optional) Application Number 100-24000 (P05764) 10/730,658 INFORMATION DISCLOSURE CITATION Applicant(s) James Thomas Doyle (Use several sheets if necessary) Filing Date Group Art Unit December 8, 2003 2838 **U.S. PATENT DOCUMENTS** EXAMINER FILING DATE DOCUMENT NUMBER DATE SUBCLASS NAME CLASS INITIAL IF APPROPRIATE 02/11/97 JZ. 5,602,882 Co et al. 375 372 01/19/96 JZ 6,351,165 B1 02/26/02 Gregorian et al. 327 156 08/21/00 JZ 6,262,611 B1 07/17/01 Takeuchi 327 159 06/23/00 JZ 6,720,808 B1 04/13/04 Chan 327 143 11/12/02 U.S. PATENT APPLICATION PUBLICATIONS *EXAMINER FILING DATE REF DOCUMENT NUMBER DATE NAME CLASS SUBCLASS INITIAL IF APPROPRIATE FOREIGN PATENT DOCUMENTS Translation REF DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS YES OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

John G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", 1996 ISCCC8.1 Presentation Slides, 3 sheets, IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pps. 1723-1732. JZ

EXAMINER

Jeffrey Zweizig

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-A820 (also form PTO-1449) P09A/REV05

Patent and Trademark Office * U.S. DEPARTMENT OF COMMERCE